Average Ratings 0 Ratings

Total
ease
features
design
support

No User Reviews. Be the first to provide a review:

Write a Review

Average Ratings 0 Ratings

Total
ease
features
design
support

No User Reviews. Be the first to provide a review:

Write a Review

Description

Creating designs at advanced process nodes necessitates a novel approach to place-and-route to handle the growing intricacies involved. Aprisa stands out as a detail-route-focused physical design platform tailored for contemporary SoCs. Operating as a complete RTL2GDSII solution, Aprisa facilitates digital implementation by providing comprehensive synthesis and place-and-route capabilities for both top-level hierarchical designs and block-level executions. Its alignment with signoff tools for STA timing and DRC offers tape-out quality correlation, which minimizes design closure challenges while ensuring peak performance, power efficiency, and area optimization (PPA). With its out-of-the-box performance, Aprisa enables physical designers to streamline each phase of the place-and-route process, accelerating their time-to-market. The unified architecture and shared analysis engines within Aprisa guarantee outstanding timing and DRC correlation throughout implementation stages and with signoff tools, significantly cutting down on the required flow iterations and engineering change orders (ECOs). As a result, this innovative approach ultimately enhances both productivity and design quality in complex projects.

Description

PowerPro provides an extensive array of features tailored for RTL designers focused on low-power design. It includes power estimation tools applicable to both RTL and gate-level designs, facilitating early power checks that help identify potential power issues during the RTL development phase. Additionally, it incorporates clock and memory gating techniques to enhance power optimization. With highly accurate estimations that remain within 10% of final signoff, PowerPro's technology leverages sophisticated engines to offer a wide range of analytical capabilities. Furthermore, its automatic power optimization process generates low-power RTL seamlessly while ensuring integrated logic equivalence checking. Notably, PowerPro stands out as the only validated low-power RTL generation technology currently available in the market, solidifying its position as a leader in this domain. This unique combination of features not only streamlines the design process but also significantly reduces power consumption in electronic products.

API Access

Has API No 

API Access

Has API No 

Screenshots View All

Screenshots View All

Integrations

Rapid Monitor No 

Integrations

Rapid Monitor Yes 

Pricing Details

No price information available.
Free Trial No 
Free Version No 

Pricing Details

No price information available.
Free Trial No 
Free Version No 

Deployment

Web-Based No 
On-Premises No 
iPhone App No 
iPad App No 
Android App No 
Windows Yes 
Mac No 
Linux Yes 
Chromebook No 

Deployment

Web-Based No 
On-Premises No 
iPhone App No 
iPad App No 
Android App No 
Windows Yes 
Mac No 
Linux Yes 
Chromebook No 

Customer Support

Business Hours Yes 
Live Rep (24/7) No 
Online Support Yes 

Customer Support

Business Hours Yes 
Live Rep (24/7) No 
Online Support Yes 

Types of Training

Training Docs Yes 
Webinars Yes 
Live Training (Online) No 
In Person Yes 

Types of Training

Training Docs Yes 
Webinars Yes 
Live Training (Online) No 
In Person Yes 

Vendor Details

Company Name

Siemens

Founded

1847

Country

United States

Website

eda.sw.siemens.com/en-US/ic/aprisa/

Vendor Details

Company Name

Siemens

Founded

1847

Country

United States

Website

eda.sw.siemens.com/en-US/ic/powerpro/

Product Features

Product Features

Alternatives

Alternatives

Oasys-RTL Reviews

Oasys-RTL

Siemens
Oasys-RTL Reviews

Oasys-RTL

Siemens
Sigrity X PowerSI Reviews

Sigrity X PowerSI

Cadence Design Systems